

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **General Description**

The MAX5723/MAX5724/MAX5725 8-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal 3ppm/°C reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5723/MAX5724/MAX5725 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (6mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a  $100 \mathrm{k}\Omega$  (typ) load to an external reference.

The MAX5723/MAX5724/MAX5725 have a fast 50MHz, 4-wire SPI/QSPI<sup>TM</sup>/MICROWIRE®/DSP-compatible serial interface that operates at clock rates up to 50MHz. The DAC output is buffered and has a low supply current of less than 250μA per channel and a low offset error of ±0.5mV (typ). On power-up, the MAX5723/MAX5724/MAX5725 reset the DAC outputs to zero or midscale based on the status of M/Z logic input, providing flexibility for a variety of control applications. The internal reference is initially powered down to allow use of an external reference. The MAX5723/MAX5724/MAX5725 allow simultaneous output updates using software LOAD commands or the hardware load DAC logic input (LDAC).

The MAX5723/MAX5724/MAX5725 feature a program-mable watchdog function which can be enabled to monitor the I/O interface for activity and integrity.

A clear logic input (CLR) allows the contents of the CODE and the DAC registers to be cleared asynchronously and simultaneously sets the DAC outputs to the programmable default value. The MAX5723/MAX5724/MAX5725 are available in a 20-pin TSSOP and an ultra-small, 20-bump WLP package and are specified over the -40°C to +125°C temperature range.

### **Applications**

Programmable Voltage and Current Sources Gain and Offset Adjustment Automatic Tuning and Optical Control Power Amplifier Control and Biasing Process Control and Servo Loops Portable Instrumentation

QSPI is a trademark of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corporation.


μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

### **Benefits and Features**

- **♦ Eight High-Accuracy DAC Channels** 

  - ♦ Guaranteed Monotonic Over All Operating Conditions
  - ♦ Independent Mode Settings for Each DAC
- ♦ Internal Output Buffer
  - ♦ Rail-to-Rail Operation with External Reference
  - ♦ 4.5µs Settling Time
  - **♦ Outputs Directly Drive 2kΩ Loads**
- ♦ Small 6.5mm x 4.4mm 20-Pin TSSOP or Ultra-Small 2.5mm x 2.3mm 20-Bump WLP Package
- ♦ Wide 2.7V to 5.5V Supply Range
- ♦ Separate 1.8V to 5.5V V<sub>DDIO</sub> Power-Supply Input
- ♦ Fast 50MHz 4-Wire SPI/QSPI/MICROWIRE/DSP-Compatible Serial Interface
- ♦ Programmable Interface Watchdog Timer
- ♦ Pin-Selectable Power-On-Reset to Zero-Scale or Midscale DAC Output
- ♦ LDAC and CLR For Asynchronous DAC Control
- ♦ Three Selectable Power-Down Output Impedances  $\diamondsuit$  1k $\Omega$ , 100k $\Omega$ , or High Impedance

### **Functional Diagram**



Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to: <a href="https://www.maximintegrated.com/MAX5723.related">www.maximintegrated.com/MAX5723.related</a>

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ABSOLUTE MAXIMUM RATINGS**

$V_{DD,}$ $V_{DDIO}$ to GND0.3V to +6V OUT_, REF to GND0.3V to the lower of ( $V_{DD}$ + 0.3V) and +6V SCLK, CSB, $\overline{IRQ}$ , $\overline{M/Z}$ , $\overline{LDAC}$ , $\overline{CLR}$ to GND0.3V to +6V DIN, DOUT to GND0.3V to +0V	Maximum Continuous Current into Any Pin
(V <sub>DDIO</sub> + 0.3V) and +6V Continuous Power Dissipation (T <sub>A</sub> = +70°C) TSSOP (derate at 13.6mW/°C above 70°C)1084mW WLP (derate at 21.3mW/°C above 70°C)1700mW	Soldering Temperature (reflow) +260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **PACKAGE THERMAL CHARACTERISTICS (Note 1)**

TSSOP	WLP
Junction-to-Ambient Thermal Resistance (θJA)73.8°C/W	Junction-to-Ambient Thermal Resistance $(\theta_{JA})$
Junction-to-Case Thermal Resistance ( $\theta_{\text{JC}}$ )20°C/W	(Note 2)47°C/W

- **Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.
- Note 2: Visit www.maximintegrated.com/app-notes/index.mvp/id/1891 for information about the thermal performance of WLP packaging.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=2.7V~to~5.5V,~V_{DDIO}=1.8V~to~5.5V,~V_{GND}=0V,~C_L=200pF,~R_L=2k\Omega,~T_A=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~T_A=+25^{\circ}C.)~(Note~3)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC PERFORMANCE (Note 4)							
		MAX5723	8				
Resolution and Monotonicity	N	MAX5724	10			Bits	
		MAX5725	12				
		MAX5723	-0.25	±0.05	+0.25		
Integral Nonlinearity (Note 5)	INL	MAX5724	-0.5	±0.2	+0.5	LSB	
		MAX5725	-1	±0.5	+1		
		MAX5723	-0.25	±0.05	+0.25		
Differential Nonlinearity (Note 5)	DNL	MAX5724	-0.5	±0.1	+0.5	LSB	
		MAX5725	-1	±0.2	+1		
Offset Error (Note 6)	OE		-5	±0.5	+5	mV	
Offset Error Drift				±10		μV/°C	
Gain Error (Note 6)	GE		-1.0	±0.1	+1.0	%FS	
Gain Temperature Coefficient		With respect to V <sub>REF</sub>		±3.0	,	ppm of FS/°C	

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	С	ONDITIONS	MIN	TYP	MAX	UNITS
Zero-Scale Error				0		+10	mV
Full-Scale Error		With respect to V	/REF	-0.5		+0.5	%FS
DAC OUTPUT CHARACTERIST	ICS						
		No load		0		$V_{DD}$	
Output Voltage Range (Note 7)		2kΩ load to GNE	)	0		V <sub>DD</sub> - 0.2	V
		$2$ k $\Omega$ load to $V_{DD}$		0.2		$V_{DD}$	
Lood Doordation		V V 10	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300		) // ^
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		300		μV/mA
DC Output Impedance		V V /0	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		0.3		Ω
DC Output Impedance		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		0.3		\$2
Maximum Capacitive Load Handling	C <sub>L</sub>				500		pF
Resistive Load Handling	RL			2			kΩ
Short Circuit Output Current		V 5 5V	Sourcing (output shorted to GND)		30		mA
Short-Circuit Output Current		V <sub>DD</sub> = 5.5V	Sinking (output shorted to V <sub>DD</sub> )		50		MA
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\%$	or 5V ±10%		100		μV/V
DYNAMIC PERFORMANCE	T	<u> </u>		1			
Voltage-Output Slew Rate	SR	Positive and neg	ative		1.0		V/µs
		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5723		2.2		
Voltage-Output Settling Time		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5724		2.6		μs
		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5725		4.5		
DAC Glitch Impulse		Major code trans	sition (code x7FF to x800)		7		nV*s
Channel-to-Channel		Internal referenc	e		3.3		nV*s
Feedthrough (Note 8)		External reference	ce		4.07		111/5
Digital Feedthrough		Midscale code, a	all digital inputs from 0V to		0.2		nV*s
Power-Up Time		Startup calibration	on time (Note 9)		200		μs
I ower-op Time		From power-dow	'n		50		μs

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
		- · · · ·	f = 1kHz		90		
		External reference	f = 10kHz		82		
		2.048V internal	f = 1kHz		112		
Output Voltage-Noise Density		reference	f = 10kHz		102		
(DAC Output at Midscale)		2.5V internal	f = 1kHz		125		nV/√Hz
		reference	f = 10kHz		110		1
		4.096V internal	f = 1kHz		160		
		reference	f = 10kHz		145		
			f = 0.1Hz to 10Hz		12		
		External reference	f = 0.1Hz to $10kHz$		76		
			f = 0.1Hz to 300kHz		385		
			f = 0.1Hz to 10Hz		14		
		2.048V internal	f = 0.1Hz to $10kHz$		91		
Integrated Output Noise (DAC Output at Midscale)		reference	f = 0.1Hz to 300kHz		450		] ,,
			f = 0.1Hz to 10Hz		15		μV <sub>P-P</sub>
		2.5V internal	f = 0.1Hz to 10kHz		99		]
		reference	f = 0.1Hz to 300kHz		470		
		4.000\/ internal	f = 0.1Hz to 10Hz		16		
		4.096V internal reference	f = 0.1Hz to 10kHz		124		
		reference	f = 0.1Hz to 300kHz		490		
		[	f = 1kHz		114		
		External reference	f = 10kHz		99		
		2.048V internal	f = 1kHz		175		nV/√ <del>Hz</del>
Output Voltage-Noise Density		reference	f = 10kHz		153		
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		200		
		reference	f = 10kHz		174		
		4.096V internal	f = 1kHz		295		1
		reference	f = 10kHz		255		
			f = 0.1Hz to 10Hz		13		
		External reference	f = 0.1Hz to $10kHz$		94		
			f = 0.1Hz to 300kHz		540		
		0.040)//	f = 0.1Hz to 10Hz		19		
		2.048V internal reference	f = 0.1Hz to $10kHz$		143		
Integrated Output Noise		relefence	f = 0.1Hz to 300kHz		685		\/
(DAC Output at Full Scale)		0.57/:	f = 0.1Hz to 10Hz		21		μV <sub>P-P</sub>
		2.5V internal reference	f = 0.1Hz to $10kHz$		159		
		Telefelice	f = 0.1Hz to 300kHz		705		
		4.000\/ :	f = 0.1Hz to 10Hz		26		
		4.096V internal reference	f = 0.1Hz to $10kHz$		213		
		1010101100	f = 0.1Hz to 300kHz		750		

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
REFERENCE INPUT								
Reference Input Range	V <sub>REF</sub>			1.24		$V_{DD}$	V	
Reference Input Current	I <sub>REF</sub>	$V_{REF} = V_{DD} = 5.5V$			55	74	μΑ	
Reference Input Impedance	R <sub>REF</sub>			75	100		kΩ	
REFERENCE OUTPUT								
		$V_{REF} = 2.048V, T_{A} =$	+25°C	2.043	2.048	2.053		
Reference Output Voltage	V <sub>REF</sub>	$V_{REF} = 2.5V, T_A = +$	25°C	2.494	2.500	2.506	V	
		$V_{REF} = 4.096V, T_{A} =$	: +25°C	4.086	4.096	4.106		
Reference Temperature		MAX5725A			±3	±10	ppm/°C	
Coefficient (Note 10)		MAX5723/MAX5724,	/MAX5725B		±10	±25	ррпі, о	
Reference Drive Capacity		External load			25		kΩ	
Reference Capacitive Load Handling					200		pF	
Reference Load Regulation		I <sub>SOURCE</sub> = 0 to 500µ	ıΑ		2		mV/mA	
Reference Line Regulation					0.05		mV/V	
POWER REQUIREMENTS								
Commenter Valley and	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{REF} = 4.096V$		4.5		5.5	V	
Supply Voltage	V <sub>DD</sub>	All other options		2.7		5.5	V	
I/O Supply Voltage	V <sub>DDIO</sub>			1.8		5.5	V	
			V <sub>REF</sub> = 2.048V		1.6	2		
		Internal reference	V <sub>REF</sub> = 2.5V		1.7	2.1	-	
Supply Current (Note 11)	I <sub>DD</sub>		V <sub>REF</sub> = 4.096V		2.0	2.5	mA	
			V <sub>REF</sub> = 3V		1.6	2.0		
		External reference	$V_{REF} = 5V$		1.9	2.5		
		All DACs off, interna			140			
Power-Down Mode Supply	I <sub>PD</sub>	All DACs off, interna T <sub>A</sub> = -40°C to +85°C			0.7	2	μA	
Current		All DACs off, interna			2	4		
Digital Supply Current	I <sub>DDIO</sub>	Static logic inputs, a	Il outputs unloaded			1	μΑ	
DIGITAL INPUT CHARACTERI			<u>'</u>					
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DDIO}, \epsilon$ (Note 11)			±0.1	±1	μA	
-		$V_{IN} = 0V \text{ or } V_{DD}, \text{ for }$	M/Z (Note 11)					

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
		(All inputs except	2.2V < V <sub>DDIO</sub> < 5.5V	0.7 x V <sub>DDIO</sub>			V
Input High Voltage	V <sub>IH</sub>	$M/\overline{Z}$ )	1.8V < V <sub>DDIO</sub> < 2.2V	0.8 x V <sub>DDIO</sub>			V
		2.7V < V <sub>DD</sub> < 5.5V	(for $M/\overline{Z}$ )	0.7 x V <sub>DD</sub>			
		(All inputs except	2.2V < V <sub>DDIO</sub> < 5.5V			0.3 x V <sub>DDIO</sub>	V
Input Low Voltage	V <sub>IL</sub>	M/Z)	1.8V < V <sub>DDIO</sub> < 2.2V			0.2 x V <sub>DDIO</sub>	V
		2.7V < V <sub>DD</sub> < 5.5V	(for $M/\overline{Z}$ )			0.3 x V <sub>DD</sub>	V
Input Capacitance (Note 10)	C <sub>IN</sub>					10	рF
Hysteresis Voltage	V <sub>H</sub>				0.15		V
DIGITAL OUTPUT (IRQ)							
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA				0.2	V
Output Inactive Leakage	I <sub>OFF</sub>				±0.1	±1	μΑ
Output Inactive Capacitance (Note 10)	C <sub>OFF</sub>					10	рF
DIGITAL OUTPUT (DOUT)							
Outrout High Voltogo	\/	V <sub>DDIO</sub> > 2.5V, I <sub>SOL</sub>	JRCE = 3mA	V <sub>DDIO</sub> - 0.2			V
Output High Voltage	V <sub>OH</sub>	V <sub>DDIO</sub> > 1.8V, I <sub>SOL</sub>	JRCE = 2mA	V <sub>DDIO</sub> - 0.2			V
Output Low Voltage	V <sub>OL</sub>	$V_{DDIO} > 2.5V$ , $I_{SINI}$ $V_{DDIO} > 1.8V$ , $I_{SINI}$				0.2	V
Output Short-Circuit Current	loss	ISINK, ISOURCE			±100		mA
Output Three-State Leakage	I <sub>OZ</sub>				±0.1	±1	μΑ
Output Three-State Capacitance	C <sub>OZ</sub>				10		рF
WATCHDOG TIMER CHARACT	ERISTICS			· 			
Watchdog Timer Period	twdosc	$V_{DD} = 3V, T_A = +2$	5°C	0.95	1	1.05	ms
Watchdog Timer Period Supply Drift		$V_{DD} = 2.7V \text{ to } 5.5V$	, T <sub>A</sub> = +25°C		0.6		%/V
Watchdog Timer Period Temperature Drift		V <sub>DD</sub> = 3V			0.0375		%/°C

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CONE	OITIONS	MIN	TYP	MAX	UNITS	
SPI TIMING CHARACTERISTIC	S	•						
			Write mode	0		50		
		2.7V < V <sub>DDIO</sub> < 5.5V	Read mode, strobing on 1 SCLK	0		25		
SCLV Fraguenov			Read mode, strobing on ½ SCLK	0		12.5	MU>	
SCLK Frequency	fsclk		Write mode	0		33	MHz	
		1.8V < V <sub>DDIO</sub> < 2.7V	Read mode, strobing on 1 SCLK	0		20		
			Read mode, strobing on ½ SCLK	0		10		
SCLK Period	taarre	$2.7V < V_{DDIO} < 5.5V$	, write mode	20			no	
SOLK Pellod	tsclk	1.8V < V <sub>DDIO</sub> < 2.7V	, write mode	30			ns	
SCLK Pulse Width High	t <sub>CH</sub>			8			ns	
SCLK Pulse Width Low	t <sub>CL</sub>			8			ns	
CSB Fall to SCLK Fall Setup Time	tooo	To first SCLK falling	$2.7V < V_{DDIO} < 5.5V$	8			no	
COD I all to OCEN I all Setup Time	t <sub>CSS0</sub>	edge	$1.8V < V_{DDIO} < 2.7V$	12			ns	
CSB Fall to SCLK Fall Hold Time	<sup>t</sup> CSH0	Applies to inactive SC preceding the first SC		0			ns	
CSB Rise to SCLK Fall Hold Time	t <sub>CSH1</sub>	Applies to the 24th S0	CLK falling edge	0			ns	
CSB Rise to SCLK Fall	t <sub>CSA</sub>	Applies to the 24th SO aborted sequence	CLK falling edge,	12			ns	
SCLK Fall to CSB Fall	tCSF	Applies to 24th SCL	K falling edge	100			ns	
CSB Pulse Width High	t <sub>CSPW</sub>			20			ns	
DIN to SCLK Fall Setup Time	t <sub>DS</sub>			5			ns	
DIN to SCLK Fall Hold Time	t <sub>DH</sub>			4.5			ns	
CLR Pulse Width Low	t <sub>CLPW</sub>			20			ns	
CLR Rise to CSB Fall	tcsc	Required for comma	nd to be executed	20			ns	
LDAC Pulse Width Low	t <sub>LDPW</sub>			20			ns	
LDAC Fall to SCLK Fall Hold	t <sub>LDH</sub>	Applies to 24th SCLK	(falling edge	20			ns	
COLIV Fall to DOLIT Transition		DPHA = 0,	$2.7V < V_{DDIO} < 5.5V$			35		
SCLK Fall to DOUT Transition	t <sub>DOT</sub>	$C_{LOAD} = 20pF$	1.8V < V <sub>DDIO</sub> < 2.7V			40	ns	
COLV Dise to DOUT Trans Was		DPHA = 1,	2.7V < V <sub>DDIO</sub> < 5.5V			35		
SCLK Rise to DOUT Transition	<sup>t</sup> DOT	$C_{LOAD} = 20pF$	1.8V < V <sub>DDIO</sub> < 2.7V			40	ns	

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS	
SCLK Fall to DOUT Hold	t <sub>DOH</sub>	DPHA = 0, C <sub>LOAD</sub> =	= 0pF	2			ns
SCLK Rise to DOUT Hold	t <sub>DOH</sub>	DPHA = 1, C <sub>LOAD</sub> =	= 0pF	2			ns
CSB Fall to DOUT Fall	tDOE	Enable time, C <sub>LOAD</sub>	= 20pF			20	ns
000 0' + 001 17 11' 7		B: 11 ::	2.7V < V <sub>DDIO</sub> < 5.5V			20	
CSB Rise to DOUT Hi-Z	tDOZ	Disable time	1.8V < V <sub>DDIO</sub> < 2.7V			40	ns

- Note 3: Electrical specifications are production tested at  $T_A = +25^{\circ}C$  (WLP packages) or at  $T_A = +25^{\circ}C$  and  $T_A = +125^{\circ}C$  (TSSOP packages). Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}C$  and are not guaranteed.
- **Note 4:** DC performance is tested without load,  $V_{RFF} = V_{DD}$ .
- Note 5: Linearity is tested with unloaded outputs to within 20mV of GND and VDD.
- **Note 6:** Gain and offset calculated from measurements made with  $V_{REF} = V_{DD}$  at codes 30 and 4065 for MAX5725, codes 8 and 1016 for MAX5724, and codes 2 and 254 for MAX5723.
- Note 7: Subject to zero- and full-scale error limits and V<sub>RFF</sub> settings.
- Note 8: Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.
- Note 9: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 10: Guaranteed by design.
- Note 11: All channels active at  $V_{ES}$ , unloaded. Static logic inputs with  $V_{II} = V_{GND}$  and  $V_{IH} = V_{DDIO}$  for all inputs.






Figure 1. SPI Serial Interface Timing Diagram


## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics**


(MAX5725, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)


















## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**

(MAX5725, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)







## FULL-SCALE ERROR AND GAIN ERROR vs. TEMPERATURE




### SUPPLY CURRENT vs. SUPPLY VOLTAGE




## FULL-SCALE ERROR AND GAIN ERROR vs. Supply voltage



#### **SUPPLY CURRENT vs. TEMPERATURE**




## POWER-DOWN MODE SUPPLY CURRENT vs. Supply voltage





## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**


(MAX5725, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)
















## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

**Typical Operating Characteristics (continued)** 


(MAX5725, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)









### 




### POWER-ON RESET TO OV



#### CHANNEL-TO-CHANNEL FEEDTHROUGH (VDD = 5V, VREF = 4.096V, TA = +25°C, NO LOAD)




## CHANNEL-TO-CHANNEL FEEDTHROUGH (VDD = 5V, VREF = 4.096V (INTERNAL), TA = $+25^{\circ}$ C, R<sub>L</sub> = $2k\Omega$ , C<sub>L</sub> = 200pF)





## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**


(MAX5725, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)












## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


**Typical Operating Characteristics (continued)** 

(MAX5725, 12-bit performance, T<sub>A</sub> = +25°C, unless otherwise noted.)


## 0.1Hz TO 10Hz OUTPUT NOISE, EXTERNAL REFERENCE ( $V_{DD} = 5V$ , $V_{REF} = 4.5V$ )




## 0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE ( $V_{DD} = 5V$ , $V_{REF} = 2.048V$ )



## 0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL




## 0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 4.096V)




## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**

(MAX5725, 12-bit performance,  $T_A = +25$ °C, unless otherwise noted.)




#### **SUPPLY CURRENT vs. SUPPLY VOLTAGE**







#### REFERENCE LOAD REGULATION



#### **WATCHDOG TIMER PERIOD HISTOGRAM**




## WATCHDOG TIMER FREQUENCY vs. TEMPERATURE



## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Pin Configurations**



### **Pin Description**

	PIN		
TSSOP	WLP	NAME	FUNCTION
1	D3	REF	Reference Voltage Input/Output
2	D2	DAC0	DAC Channel 0 Voltage Output
3	D1	OUT1	DAC Channel 1 Voltage Output
4	C1	OUT2	DAC Channel 2 Voltage Output
5	C2	OUT3	DAC Channel 3 Voltage Output
6	B2	OUT4	DAC Channel 4 Voltage Output
7	B1	OUT5	DAC Channel 5 Voltage Output
8	A1	OUT6	DAC Channel 6 Voltage Output
9	A2	OUT7	DAC Channel 7 Voltage Output
10	В3	$V_{DD}$	Analog Supply Voltage
11	A3	V <sub>DDIO</sub>	Digital Supply Voltage
12	A4	DOUT	SPI Serial Data Output
13	A5	DIN	SPI Serial Data Input
14	B5	SCLK	SPI Serial Clock Input
15	B4	CSB	SPI Chip-Select Input
16	C5	ĪRQ	Active-Low Open Drain Interrupt Output. IRQ low indicates watchdog timeout.
17	C4	CLR	Active-Low Asynchronous DAC Clear Input
18	D5	LDAC	Active-Low Asynchronous DAC Load Input
19	D4	GND	Ground
20	C3	$M/\overline{Z}$	DAC Output Reset Selection. Connect $M/\overline{Z}$ to GND for zero-scale and connect $M/\overline{Z}$ to $V_{DD}$ for midscale.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Detailed Description**

The MAX5723/MAX5724/MAX5725 are 8-channel, lowpower, 8-/10-/12-bit buffered voltage-output DACs. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and lowvoltage applications. The devices present a  $100k\Omega$  load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software-selectable options of 2.048V, 2.500V, or 4.096V. The devices feature a fast 4-wire SPI/QSPI/MICROWIRE/DSP-compatible serial interface to save board space and reduce the complexity in isolated applications interface. The MAX5723/MAX5724/ MAX5725 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to zero scale  $(M/\overline{Z} = 0)$  or midscale  $(M/\overline{Z} = 1)$ , and control logic.

CLR is available to asynchronously clear the DAC outputs to a user-programmable default value, independent of the serial interface. LDAC is available to simultaneously update selected DACs on one or more devices. The MAX5723/MAX5724/MAX5725 also feature user-configurable interface watchdog, with status indicated by the IRQ output.

#### DAC Outputs (OUT\_)

The MAX5723/MAX5724/MAX5725 include internal buffers on all DAC outputs, which provide improved load regulation for the DAC outputs. The output buffers slew at 1V/µs (typ) and drive resistive loads are as low as  $2k\Omega$  in parallel with as much as 500pF of capacitance. The analog supply voltage (VDD) determines the maximum output voltage range of the devices since it powers the output buffers. Under no-load conditions, the output buffers drive from GND to VDD, subject to offset and gain errors. With a  $2k\Omega$  load to GND, the output buffers drive from GND to within 200mV of VDD. With a  $2k\Omega$  load to VDD, the output buffers drive from VDD to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

where D = code loaded into the DAC register,  $V_{REF}$  = reference voltage, N = resolution.

### **Internal Register Structure**

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the <u>Detailed Functional Diagram</u>). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE\_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE\_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the <u>LDAC</u> logic input.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents.

Once the device is powered up, each DAC channel can be independently programmed with a desired RETURN value using the RETURN command. This becomes the value the CODE and DAC registers will use in the event of any watchdog, clear or gate activity, as selected by the DEFAULT command.

Hardware  $\overline{\text{CLR}}$  operations and SW\_CLEAR commands return the contents of all CODE and DAC registers to their user-selected defaults. SW\_RESET commands will reset CODE and DAC register contents to their M/Z selected initial codes. A SW\_GATE state can be used to momentarily hold selected DAC outputs in their DEFAULT positions. The contents of CODE and DAC registers can be manipulated by watchdog timer activity, enabling a variety of safety features.

### **Internal Reference**

The MAX5723/MAX5724/MAX5725 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF output for other external circuitry (see the  $\underline{Typical\ Operating\ Circuits}$ ) and can drive loads down to  $25k\Omega$ .

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### External Reference

### M/Z Input

The MAX5723/MAX5724/MAX5725 feature a pin-selectable DAC reset state using the M/Z input. Upon a power-on reset, all CODE and DAC data registers are reset to zero scale (M/Z = GND) or midscale (M/Z = V<sub>DD</sub>). M/Z is referenced to V<sub>DD</sub> (not V<sub>DDIO</sub>). In addition, M/Z must be valid at the time the device is powered up—connect M/Z directly to V<sub>DD</sub> or GND.

### Load DAC (LDAC) Input

The MAX5723/MAX5724/MAX5725 feature an active-low asynchronous  $\overline{\text{LDAC}}$  logic input that allows DAC outputs to update simultaneously. Connect  $\overline{\text{LDAC}}$  to  $V_{DDIO}$  or keep  $\overline{\text{LDAC}}$  high during normal operation when the device is controlled only through the serial interface. Drive  $\overline{\text{LDAC}}$  low to update the DAC outputs with data from the CODE registers. Holding  $\overline{\text{LDAC}}$  low causes the DAC registers to become transparent and CODE data is passed through to the DAC registers immediately updating the DAC outputs. A software CONFIG command can be used to configure the  $\overline{\text{LDAC}}$  operation of each DAC independently.

### Clear (CLR) Input

The MAX5723/MAX5724/MAX5725 feature an asynchronous active-low  $\overline{\text{CLR}}$  logic input that simultaneously sets all selected DAC outputs to their programmable DEFAULT states. Driving  $\overline{\text{CLR}}$  low clears the contents of both the CODE and DAC registers and also ignores any on-going SPI command which modifies registers associated with a DAC configured to accept clear operations. To allow a new SPI command, drive  $\overline{\text{CLR}}$  high, satisfying the total complexity of the command content of the complex transfer of the complex transf

mand can be used to configure the clear operation of each DAC independently.

### **Watchdog Feature**

The MAX5723/MAX5724/MAX5725 feature an interface watchdog timer with programmable timeout duration. This monitors the I/O interface for activity and integrity. If the watchdog is enabled, the host processor must write a valid command to the device within the timeout period to prevent a timeout. If the watchdog is allowed to timeout, selected DAC outputs are returned to the programmable DEFAULT state, protecting the system against control faults.

By default, all watchdog features are disabled; users wishing to activate any watchdog feature must configure the device accordingly. Individual DAC channels can be configured using the CONFIG command to accept the watchdog alarm and to gate, clear, or hold their outputs in response to an alarm. A watchdog refresh event and watchdog behavior upon timeout is defined by a programmable safety level using the WDOG\_CONFIG command.

### **IRQ** Output

The MAX5723/MAX5724/MAX5725 feature an active-low open-drain interrupt output indicating to the host when a watchdog timeout has occurred.

#### Interface Power Supply (V<sub>DDIO</sub>)

The MAX5723/MAX5724/MAX5725 feature a separate supply input ( $V_{DDIO}$ ) for the digital interface (1.8V to 5.5V). Connect  $V_{DDIO}$  to the I/O supply of the host processor.

### **SPI Serial Interface**

The MAX5723/MAX5724/MAX5725 4-wire serial interface is compatible with MICROWIRE, SPI, QSPI, and DSPs. The interface provides three inputs, SCLK, CSB, and DIN. The chip-select input (CSB, active-low) frames the data loaded through the serial data input (DIN). Following a CSB input high-to-low transition, the data is shifted in synchronously and latched into the input register on each falling edge of the serial clock input (SCLK). Each serial operation word is 24-bits long. The DAC data is left justified as shown in Table 1. The serial

**Table 1. Format DAC Data Bit Positions** 

PART	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
MAX5723	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Х	Х	Χ	Χ	Χ	Х	X
MAX5724	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Χ	Х	Χ	Х	Х
MAX5725	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Χ	X	Х

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

input register transfers its contents to the destination registers after loading 24 bits of data on the 24th SCLK falling edge. To initiate a new SPI operation, drive CSB high and then low to begin the next operation sequence, being sure to meet all relevant timing requirements. During CSB high periods, SCLK is ignored, allowing communication to other devices on the same bus. SPI operations consisting of more than 24 SCLK cycles are executed on the 24th SCLK falling edge, using the first three bytes of data available. SPI operations consisting of less than 24 SCLK cycles will not be executed. The content of the SPI operation consists of a command byte followed by a two-byte data word.

The DOUT phase for all SPI\_READ commands is determined by the readback command used, allowing the selection of the SCLK DOUT update edge best suited to the digital I/O implementation, maximizing data transfer speed and/or timing margin.

Guaranteed non-zero DOUT hold times allow the microprocessor to strobe DOUT on the same edge as the MAX5723/MAX5724/MAX5725 updates for fastest SPI read mode transfers. For example, if DPHA = 0 is used, the MAX5723/MAX5724/MAX5725 update DOUT in response to SCLK falling edges 8-23, while a microprocessor ( $\mu$ P) with low data hold time requirements can strobe in the DOUT data on SCLK falling edges 9-24. The device supports readback speeds of up to 25MHz for a microprocessor with 5ns data input setup requirements and allowing 35ns for tDOT at VDDIO > 2.7V.

Variable DOUT phase also supports microprocessors with longer data input hold time requirements. For example, if DPHA = 1 is used, the MAX5723/MAX5724/MAX5725 updates DOUT in response to SCLK rising edges 9-24 while the microprocessor can strobe in the DOUT data on SCLK falling edges 9-24. The device supports readback speeds up to 12.5MHz for a  $\mu P$  with 5ns data input setup requirements and allowing 35ns for tDOT (assuming 50% duty cycle SCLK).

For improved readback speed while monitoring device status, the SPI\_READ\_STATUS command repeats the device status information for multiple bits, allowing polling of the device at maximum interface speeds (up to 50MHz when the readback strobe is placed away from DOUT transition edges). This transfer speed cannot be achieved for other forms of readback using the SPI\_READ\_DATA command, where more DOUT bus transitions occur.




Figure 2. Typical SPI Application Circuit

Figure 1 shows the timing diagram for the complete 4-wire serial interface transmission. The DAC code settings (D) for the MAX5723/MAX5724/MAX5725 are accepted in an offset binary format (see <u>Table 1</u>). Otherwise, the expected data format for each command is listed in <u>Table 2</u>. See <u>Figure 2</u> for an example of a typical SPI circuit application.

### **SPI User-Command Register Map**

This section lists the user-accessible commands and registers for the MAX5723/MAX5724/MAX5725.

<u>Table 2</u> provides detailed information about the Command Registers.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

_		levels	e is ust one	Вu	ndition	popu	y time	a DAC their	e reset id urned set	J DAC OAD, ons.
DESCRIPTION		Updates watchdog settings and safety levels	Sets the reference operating mode. REF Power (B18): 0 = Internal reference is only powered if at least one DAC is powered 1 = Internal reference is always powered	Removes any existing GATE condition	Initiates a GATE condition	Refreshes the watchdog timer	Reset the watchdog time out alarm status and refreshes the watchdog timer	Executes a software clear (all CODE and DAC registers cleared to their DEFAULT values)	Executes a software reset (all CODE, DAC, and control registers returned to their power-on reset values)	Configures selected DAC Watchdog, GATE, LOAD, and CLEAR operations. DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the CATE CATE CATE CATE CATE CATE CATE CATE
- B0	1	× ×	× ×	0	0	0	0 5 1	0 2 2 0	0 (% E	× × × × × ×
18		ety ow fled igh	×	0	0	0	0	0	0	×
B2		Safety Level 00: Low 01: Med 10: High 11: Max	×	0	0	0	0	0	0	×
B3		WD_MASK	×	0	0	0	0	0	0	CLEAR_ENB
B4		[0:	×	-	1	-	-	-	-	LDAC_ENB
B5		TIMEOUT SELECTION[3:0]	×	-	1	-	-	-	-	GATE_ENB
B6		TIME	×	0	0	0	0	0	0	WDOG Config. 00: DIS 01: GATE 10: CLR
B7		S	×	0	0	0	0	0	0	WD Cor 00: 01: C
88			×	0	0	0	0	0	0	DAC0
B3		4	×	-	-	-	-	-	-	DAC1
B10		N[11:	×	-	-	-	-	₩.	-	DACS
B11		TIMEOUT SELECTION[11:4]	×	0	0	0	0	0	0	DAC3
B12		JT SEL	×	-	1	-	-	<del>-</del>	<del>-</del>	DVC4
B13		MEOU	×	0	0	0	0	0	0	D∀C2
B14		⊨	×	0	0	0	0	0	0	DAC6
B15			×	-	1	-	-	-	-	DAC7
B16		×	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	0	-	0	-	0	<del>-</del>	0
B17	1	×	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	0	0	-	-	0	0	0
B18 B17	ANDS	×	# % # S # # N # # # N # # # N # # # # N # # # # # # # # # # # # # # # # # # # #	0	0	0	0	-	-	0
B19	SOMM	×	0	0	0	0	0	0	0	0
B20	ARE (	-	0	-	-	-	-	-	-	1
B21	OFTW	0	-	-	1	-	-	-	-	0
B23 B22 B21	ND S(	0	0	0	0	0	0	0	0	-
	NOI.	0	0	0	0	0	0	0	0	0
COMMAND	CONFIGURATION AND SOFTWARE COMMANDS	WDOG	REF	SW_GATE_ CLR	SW_GATE_ SET	WD_REFRESH	WD_RESET	SW_CLEAR	SW_RESET	CONFIG

Maxim Integrated 20

Table 2. SPI Commands Summary

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

COMMAND	B23	B23 B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9 B8		B7 B6	B5 B	B4 B	B3 B	B2 B1	1 B0	DESCRIPTION
POWER	0	-	0	0	0	0	0	0	DAC7	DAC6	DAC5	DVC4	DAC3	DAC2	DAC1	DACO	Power Mode 00 = 01 = 01 = PD1kΩ 10 = PD 100kΩ Hi-Z	×	×	×	×	×	Sets the Power Mode of the selected DACs (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
DEFAULT	0	-	-	0	0	0	0	0	TOAC	DAC6	DACE	DAC4	DAC3	DAC2	DAC1	DAC0	Default Values; 000: MŽ 001: ZERO 010: MID 011: FULL 100: RETURN 101+: No Effect	Lucs:					Sets the DEFAULT code settings for selected DACs. Note, DACs in RETURN mode programmable RETURN codes. (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
DAC COMMANDS	SQN.																						
RETURNn	0	-	-	-		DAC S	DAC Selection	_			RETU	URN REGIS DATA[11:4]	RETURN REGISTER DATA[11:4]	Œ.		Œ	RETURN REGISTER DATA[3:0]	REGISTE ([3:0]		^ ×	× ×	×	Writes data to the selected RETURN register(s)
CODEn	-	0	0	0		DAC S	DAC Selection	_			100	DATA[11:4]	CODE REGISTER DATA[11:4]	~			CODE REGISTER DATA[3:0]	EGISTEF [3:0]		×	× ×	×	Writes data to the selected CODE register(s)
LOADn	₩	0	0	-		DAC S	DAC Selection		×	×	×	×	×	×	× ×	×	×	×	×	×	× ×	×	Transfers data from the selected CODE registers to the selected DAC register(s)
CODEn_ LOAD_ALL	-	0	-	0		DAC S	DAC Selection				100	DATA[11:4]	CODE REGISTER DATA[11:4]	~			CODE REGISTER DATA[3:0]	EGISTEF ([3:0]		×	× ×	×	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers.
CODEn_ LOADn	₩	0	-	-		DAC S	DAC Selection				100	DATA[11:4]	CODE REGISTER DATA[11:4]	~			CODE REGISTER DATA[3:0]	EGISTEF [3:0]		×	× ×	×	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s)
CODE_ALL	-	-	0	0	0	0	0	0			000	DATA[11:4]	CODE REGISTER DATA[11:4]	_			CODE REGISTER DATA[3:0]	EGISTEF [3:0]		×	×	×	Writes data to all CODE registers

Maxim Integrated 21

Table 2. SPI Commands Summary (continued)

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

DESCRIPTION	Updates all DAC latches with current CODE register data	Simultaneously writes data to the all CODE registers while updating all DAC registers	a to all egisters	Setup data request for readback. INC indicates if the DAC selection is incremented to the next DAC after each SPI_READ_DATA operation DATA SEL[1:0] indicates the data content to be read back	DPHA = 0 Readback status	DPHA = 1 Readback status	DPHA = 0 Readback requested data	DPHA = 1 Readback requested data		These commands will	have no effect on the device, but will refresh	one watchidog unier ii safaty layal is sat to low
DES	Updates all DAC la with current CODE register data	Simultaneously w data to the all CO registers while up all DAC registers	Writes data to all RETURN registers	Setup data readback. INC indica selection is to the next each SPL operation DATA SEL the data cor read back	DPHA = 0 status	DPHA = 1 status	DPHA = 0 Reac requested data	DPHA = 1 Reac requested data		These cor	have no e device, bu	safety leve
80 B0	×	×	×	×	×	×	×	×		×	×	>
19	×	×	×	×	×	×	×	×		×	×	>
B2	×	×	×	×	×	×	×	×		×	×	>
B3	×	×	×	×	×	×	×	×		×	×	*
B4	×	EB	TER	×	×	×	×	×		×	×	>
B5	×	CODE REGISTER DATA[3:0]	RETURN REGISTER DATA[3:0]	×	×	×	×	×		×	×	>
B6	×	DATA	URN I	×	×	×	×	×		×	×	>
B7	×	00	RET	×	×	×	×	×		×	×	>
B8	×			×	×	×	×	×		×	×	>
B9	×			×	×	×	×	×		×	×	>
B10	×	Œ	ER	×	×	×	×	×		×	×	>
B11	×	CODE REGISTER DATA[11:4]	RETURN REGISTER DATA[11:4]	×	×	×	×	×		×	×	>
B12	×	DATA[11:4]	URN REGIS DATA[11:4]	[1:0] C C DE T T	×	×	×	×		×	×	>
B13	×	8	RETU	DATA SEL [1:0] 00 = DAC 01 = CODE 10 = RET 11 = WDT	×	×	×	×		×	×	>
B14	×			DATA 00 01 11	×	×	×	×		×	×	>
B15	×			O Z	×	×	×	×		×	×	>
B16	-	0	-		×	×	×	×		×	×	>
B17	0	-	1	ection	×	×	×	×		×	×	×
B18	0	0	0	DAC Selection	0	-	0	-		-	0	-
B19	0	0	0	à	0	0	-	-		0	-	-
B20 E	0	0	0	-	0	0	0	0		0	0	
B21	0	0	0	0	-	-	-	-	SOI	0	0	
B22	-	-	1	-	-	-	-	-	MMAN	-	-	-
B23	-	-	1	-	-	-	-	-	N CO	-	-	-
COMMAND	LOAD_ALL	CODE_ALL LOAD_ALL	RETURN_ALL	SPL_DATA_ REQUEST	SPI_READ	STATUS	SPI_READ	DATA	NO OPERATION COMMANDS		No Operation	

Table 2. SPI Commands Summary (continued)

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **RETURNn Command**

The RETURN command (B[23:20] = 0111) sets the programmable default RETURN value. This value is used for all future watchdog, clear, and gate operations when RET is selected for the DAC using the DEFAULT command. Issuing this command with DAC\_ADDRESS set to all DACs will program the value for all RETURN registers and is equivalent to RETURN\_ALL. **Note:** This command is inaccessible when a watchdog timeout has occurred if the watchdog timer is configured for safety level = high or max.

#### **CODEn Command**

The CODEn command (B[23:20] = 1000) updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the LDAC input is in a low state or the DAC latch has been configured as transparent using the CONFIG command. Issuing this command with DAC\_ADDRESS set to all DACs will program the value for all CODE registers and is equivalent to CODE\_ALL.

#### **LOADn Command**

The LOADn command (B[23:20] = 1001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the selected CODE register(s) into the selected DAC register(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS set to all DACs will update the contents of all DAC registers and is equivalent to LOAD\_ALL.

#### CODEn LOADn Command

The CODEn\_LOADn command (B[23:20] = 1011) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS set to all DACs is equivalent to the CODE\_ALL\_LOAD\_ALL (B[23:16] = 1100 0010) command.

#### CODEn LOAD ALL Command

The CODEn\_LOAD\_ALL command (B[23:20] = 1010) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which CODE content has not been modified since the last LOAD or  $\overline{\text{LDAC}}$  operation will not be updated to reduce digital crosstalk. Issuing this command with

**Table 3. DAC Selection** 

B19	B18	B17	B16	DAC SELECTED
0	0	0	0	DAC0
0	0	0	1	DAC1
0	0	1	0	DAC2
0	0	1	1	DAC3
0	1	0	0	DAC4
0	1	0	1	DAC5
0	1	1	0	DAC6
0	1	1	1	DAC7
1	Χ	X	Χ	ALL DACs

DAC\_ADDRESS set to all DACs will update the CODE and DAC register contents of all DACs and is equivalent to CODE\_ALL\_LOAD\_ALL. Note this command by definition will modify at least one CODE register; to avoid this use the LOAD command with DAC\_ADDRESS set to all DACs or the LOAD\_ALL command.

#### CODE\_ALL Command

The CODE\_ALL command (B[23:16] = 1100\_0000) updates the CODE register contents for all DACs.

### LOAD\_ALL Command

The LOAD\_ALL command (B[23:16] = 1100\_0001) updates the DAC register content for all DACs by uploading the current contents of the CODE registers to the DAC registers.

### CODE\_ALL\_LOAD\_ALL Command

The CODE\_ALL\_LOAD\_ALL command (B[23:16] =  $1100\_0010$ ) updates the CODE register contents for all DACs as well as the DAC register content of all DACs.

#### RETURN ALL Command

The RETURN\_ALL command (B[23:16] = 1100\_0011) updates the RETURN register contents for all DACs.

### NO\_OP Commands Command

All unused commands in the space (B[23:16] =  $1100\_01XX$  or  $1100\_1XXX$ ) have no effect on the device, but will refresh the watchdog timer (if active) with the safety level set to low.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **WDOG Command**

The WDOG command (B[23:20] = 0001) updates the watchdog timeout settings and safety levels for the device. Timeout thresholds are selected in 1ms increments (1ms to 4095ms are available). The WD\_MASK bit can be used to mask the  $\overline{IRQ}$  operation in response to the watchdog status, if WD\_MASK = 1, watchdog alarms will not assert  $\overline{IRQ}$ . The watchdog alarm status (WD bit) can be polled using the available SPI status readback commands regardless of WD\_MASK settings. A write to this register will not reset a previously triggered watchdog alarm (use the WD\_RESET command for this purpose). The watchdog timer refresh and timeout behavior is defined by the programmable safety level below.

Available safety levels (WL[1:0]):

**Low (00):** Watchdog timer will refresh with the execution of any valid user mode command or no-op. Any successful slave address acknowledge qualifies to restart the watchdog timer (run to the ninth SCL edge), regardless of the command which follows. Issuing hardware  $\overline{\text{CLR}}$  or  $\overline{\text{LDAC}}$  falling edge will also refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to

any register.  $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$  inputs still function after a watchdog timeout event.

**Medium (01):** A WD\_REFRESH command must be executed in order to refresh the watchdog timer. Other commands as well as \overline{LDAC} or \overline{CLR} activity do not refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to any register. \overline{LDAC} and \overline{CLR} inputs still function after a watchdog timeout event.

**High (10):** A WD\_REFRESH command must be executed to refresh the watchdog timer. Other commands as well as  $\overline{\text{LDAC}}$  or  $\overline{\text{CLR}}$  activity do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands.  $\overline{\text{LDAC}}$  and  $\overline{\text{CLR}}$  inputs still function after a watchdog timeout event.

Max (11): A WD\_REFRESH command must be executed to refresh the watchdog timer. Other commands, as well as \$\overline{LDAC}\$ or \$\overline{CLR}\$ activity, do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands. \$\overline{LDAC}\$ and \$\overline{CLR}\$ are gated and do not function after a watchdog timeout event.

**Table 4. WDOG Command Format** 

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	0	0	1	Х	X	Х	Х	C11	C10	C9	C8	<b>C</b> 7	C6	C5	C4	СЗ	C2	C1	C0	WDM	WL1	WL0	Х
WD	OG C	omma	and		Don't	Care				Tim	eout (	Select	ion			Tim	eout (	Selec	tion	WD_MASK	00: 0 Me	ety vel: Low 1: ed D: gh	Don't Care
		De	fault \	Value	$\rightarrow$			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Χ
		Сс	mma	nd By	/te					Da	ata Hi	gh By	te					D	ata L	ow By	te		

Table 5. Watchdog Safety Level Protection

WATCHDOG SAFETY LEVEL	ANY COMMAND REFRESHES WDT	CLR/LDAC REFRESHES WDT	SW_RESET PLUS WD_RFRS REFRESHES WDT	ALL REGISTERS ACCESSIBLE AFTER WDT TIMEOUT*	CLR/LDAC AFFECT DAC REGISTERS AFTER WDT TIMEOUT*
00 (Low)	Χ	Χ	X	X	X
01 (Med)		_	X	X	X
10 (High)	_	_	X	_	X
11 (Max)	_	_	X	_	_

<sup>\*</sup>Unless otherwise affected by Watchdog HOLD or CLR configurations as set by the CONFIG command. See the CONFIG register definition for details.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **REF Command**

The REF command (B[23:20] = 0010) updates the global reference setting used for all DAC channels. If an internal reference mode is selected, bit RF2 (B18) defines the reference power mode. If RF2 is set to zero (default), the reference will be powered down any time all DAC channels are powered down (i.e. the device is in STANDBY mode). If RF2 is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry (note in this mode the low current shutdown state is not available). This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

#### SW GATE CLR Command

The SW\_GATE\_CLR command (B[23:0] = 0011\_0000\_ 1001\_0110\_0011\_0000) will remove any existing GATE condition initiated by a previous SW\_GATE\_SET comand.

#### SW GATE SET Command

The SW\_GATE\_SET command (B[23:0] = 0011\_0001\_1001\_0110\_0011\_0000) will initiate a GATE condition. Any DACs configured with GTB = 0 (see the *CONFIG Command* section) will have their outputs held at the selected DEFAULT value until the GATE condition is later removed by a subsequent SW\_GATE\_CLR command. While in gate mode, the CODE and DAC registers con-

tinue to function normally and are not reset (unless reset by a watchdog timeout).

#### WD REFRESH Command

The WD\_REFRESH command (B[23:0] = 0011\_0010\_1001\_0110\_0011\_0000) will refresh the watchdog timer. This is the only command which will refresh the watchdog timer if the device is configured with a safety level of medium, high, or max. Use this command to prevent the watchdog timer from timing out.

#### WD RESET Command

A WD\_RESET command (B[23:0] = 0011\_0011\_1001\_0110\_0011\_0000) will reset the watchdog interrupt (timeout) status and refresh the watchdog timer. Use this command to reset the  $\overline{IRQ}$  timeout condition after the watchdog timer has timed out. Any DACs impacted by an existing timeout condition will return to normal operation.

### SW CLEAR Command

A software clear command (B[23:0] = 0011\_0100\_001\_0110\_0011\_0000) will clear the contents of the CODE and DAC registers to the DEFAULT state for all channels configured with CLB = 0 (see CONFIG command).

#### SW RESET Command

A software reset command (B[23:0] = 0011\_0101\_1001\_0110\_0011\_0000) will reset all CODE, DAC, and configuration registers to their defaults (including POWER, DEFAULT, CONFIG, WDOG, and REF registers), simulating a power-on reset.

**Table 6. REF Command Format** 

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	В5	B4	ВЗ	B2	B1	В0
0	0	1	0	0	RF2	RF1	RF0	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	X	X	Х
R	EF Co	omma	nd	Reserved	0 = DAC Controlled 1 = Always ON	00: 01: 10:	Mode: EXT 2.5V 2.0V 4.0V				Don't	Care						[	Don't	Care			
	Defa	ult Va	lue →		0	0	0	Χ	Х	X	Χ	Χ	Χ	Χ	Χ	X	Χ	Χ	Χ	Χ	X	Χ	Χ
			Comr	mand	Byte					D	ata Hi	gh By	te					Da	ta Lo	w By	te		

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **POWER Command**

The POWER command (B[23:20] = 0100) updates the power mode settings of the selected DACs. DACs that are not selected do not update their power settings in response to the command. The new power setting is determined by bits PD[1:0] (B[7:6]) while the affected DAC(s) are selected using B[15:8]). If all DACs are powered down and the RF2 bit is not set, the device enters a STANDBY mode (all analog circuitry is disabled). This command is inaccessible when a watchdog timeout has

occurred and the watchdog timer is configured with a safety level of high or max.

Available power modes (PD[1:0]):

Normal (00): DAC channel is active (default).

PD 1k $\Omega$  (01): Power down with 1k $\Omega$  termination to GND. PD 100k $\Omega$  (10): Power down with 100k $\Omega$  termination to GND.

PD Hi-Z (11): Power down with high-impedance output.

**Table 7. POWER Command Format** 

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	B7	В6	B5	В4	В3	B2	В1	В0
0	1	0	0	0	0	0	0	7	6	5	4	3	2	1	0	PD1	PD0	Х	X	X	X	X	X
РО	POWER Command Reserved				1	Multip	ole DA	.C Sel	ectior	1		100	de:		[	Don't	Care						
		De	efault '	Value	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ
		С	omma	nd By	te					D	ata Hi	gh By	rte					Dat	a Lov	v Byte	Э		

### **CONFIG Command**

The CONFIG command (B[23:16] = 0101) updates the watchdog, gate, load, and clear mode settings of the selected DACs. DACs which are not selected do not update their settings in response to the command. The new mode settings to be written are determined by bits B[7:3] while the affected DAC(s) are selected by B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

#### **Watchdog Configuration:**

WDOG Config settings are written by WC[1:0] (B[7:6]):

DISABLE (WC = 00): Watchdog timeout does not affect the operation of the selected DAC.

GATE (WC = 01): DAC code is gated to DEFAULT value in response to watchdog timeouts. Unless otherwise prohibited by the watchdog safety level, LDAC, CLR,

and write operations to the CODE and DAC registers are accepted but will not be reflected on the DAC output until the watchdog timeout status is reset.

 $\overline{\text{CLR}}$  (WC = 10): CODE and DAC register contents are cleared to DEFAULT value in response to watchdog timeouts. All writes to CODE and DAC registers are ignored and  $\overline{\text{LDAC}}$  or  $\overline{\text{CLR}}$  input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

HOLD (WC = 11): DAC code is held at its previously programmed value in response to watchdog timeout. All writes to DAC and CODE registers are ignored and  $\overline{\text{LDAC}}$  or  $\overline{\text{CLR}}$  input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

**Note:** For the watchdog to timeout and have an impact, the function must first be enabled and configured using the WDOG command.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Gate Configuration:**

The DAC GATE setting is written by GTB (B5); GATE operation is as follows:

GTB = 0: Enables software gating function (default), DAC outputs are gated to their DEFAULT settings as long as the device remains in GATE mode (set by SW\_GATE\_SET and removed by SW\_GATE\_CLR).

GTB = 1: Disable software gating function, DAC outputs are not impacted by GATE mode.

### **Load Configuration:**

The LDAC\_ENB setting is written by LDB (B4); LDAC\_ENB operation is as follows:

LDB = 0: DAC latch is operational, enabling  $\overline{\text{LDAC}}$  and LOAD functions (default).

LDB = 1: DAC latch is transparent, the CODE register content controls the DAC output directly.

### **Clear Configuration:**

CLEAR\_ENB setting is written by CLB (B3); CLEAR\_ENB operation is as follows:

CLB = 0: Clear input and command functions impact the DAC (default), clearing CODE and DAC registers to their DEFAULT value.

CLB = 1: Clear input and command functions have no effect on the DAC.

### **Table 8. CONFIG Command Format**

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
0	1	0	1	0	0	0	0	7	6	5	4	3	2	1	0	WC1	WC0	GTB	LDB	CLB	Х	X	X
CON	IFIG (	Comm	nand		Rese	erved			1	Multip	le DA	.C Sel	ectior	1		Cor 0 DISA 01: 0	OG offig: 0: ABLE BATE CLR	GATE_ENB	LDAC_ENB	CLEAR_ENB	Do	n't Ca	are
		De	fault \	√alue	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	0	0	0	Χ	Χ	Х
		Со	mma	nd By	yte					Da	ata Hi	gh By	⁄te					D	ata Lov	w Byte			

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **DEFAULT Command**

The DEFAULT command (B[23:20] = 0110) selects the default value for selected DACs. DACs which are not selected do not update their default settings in response to the command. These default values are used for all future watchdog, clear, and gate operations. The new default setting is determined by bits DF[2:0] (B[7:5]) while the affected DAC(s) are selected using B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max. Note the selected default values do not apply to resets initiated by SW\_RESET commands or supply cycling, both of which return all

DACs to the values determined by the  $M/\overline{Z}$  input and reset this register to  $M/\overline{Z}$  mode.

Available default values (DF[2:0]):

 $M/\overline{Z}$  (000): DAC channel defaults to value as selected by the  $M/\overline{Z}$  input (default).

ZERO (001): DAC channel defaults to zero scale.

MID (010): DAC channel defaults to midscale.

FULL (011): DAC channel defaults to full scale.

RETURN (100): DAC channel defaults to the value programmed by the RETURN command.

No Effect (101, 110, 111): DAC channel default behavior is unchanged.

**Table 9. DEFAULT Command Format** 

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	В4	В3	B2	В1	В0
0	1	1	0	0	0	0	0	7	6	5	4	3	2	1	0	DF2	DF1	DF0	X	X	X	Χ	X
DEF#	\ULT (	Comr	nand		Rese	erved				Multip	le DA	C Sel	ection			00 00 01 01 100:	ult Va 00: M/ 1: ZEF 10: MI 1: FUI : RETU : No E	Z RO D LL		Do	n't Ca	are	
		De	fault \	√alue	$\rightarrow$			1	1	1	1	1	1	1	1	0	0	0	Χ	Χ	Χ	Χ	Χ
		Сс	mma	nd By	/te					D	ata Hi	gh By	te					Da	ata Lo	w Byt	е		

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### SPI DATA REQUEST Command

The SPI\_DATA\_REQUEST command (B[23:20] = 1101) sets up the data request for future SPI\_READ\_DATA operations. SPI\_READ\_DATA is used to fetch the current settings of the internal CODE, DAC, or RETURN registers for each channel or the watchdog configuration (WDOG) settings or the device. The DAC address provided tells the part which channel location data is to be read back by the next SPI\_READ\_DATA command (see <u>Table 3</u>). Setting the DAC address greater than the number of available DACS will read back channel 0 content.

The INC bit tells the device how the next readback will update the DAC address pointer:

0 = Fix the address pointer (all further readbacks continue at the current address).

1 = Increment the address pointer (further readbacks continue at the next address, with rollover, default).

The SEL[1:0] bits tells the part what type of data is requested:

DAC (00): DAC register data (current DAC latch data, not subject to gating status, default).

CODE (01): CODE register data.

RET (10): RETURN register data.

WDT (11): WDOG register data (DAC selection does not apply).

### Table 10. SPI\_DATA\_REQUEST Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
1	1	0	1	DA	C SEL	ECTI	ON	INC	SEL	[1:0]	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
SPI_	_DATA_	_REQI	JEST	D	AC Se	electic	on	Increment	Sele 00: I			Do	n't Ca	are					Don't	Care			
D	efault '	Value	$\rightarrow$	0	0	0	0	1	0	0	X	Χ	Χ	X	Χ	Χ	Χ	X	X	Χ	Χ	Χ	Χ
		Сс	omma	nd By	rte					Da	ata Hi	gh By	te					D	ata Lo	w By	te		

#### SPI\_READ\_STATUS Command

The SPI\_READ\_STATUS command (B[23:18] = 111000 for DPHA = 0, B[23:18] = 111001 for DPHA = 1) reads back the watchdog timer and CLR pin status (intentionally repeated to allow maximum interface speeds) through DOUT.

DIN[18] selects the DOUT Phase (DPHA) to be used (see the SPI Serial Interface Timing Diagram in Figure 1 for details).

WD\_STAT indicates a watchdog timeout condition. It reads 0 during normal operation, 1 during a timeout. WD\_STAT is not masked by the WD\_MASK bit in the WDOG\_CONFIG command.

 $\overline{\text{CLR}}_{\text{STAT}}$  indicates the line level of the  $\overline{\text{CLR}}$  pin. '0' indicates the  $\overline{\text{CLR}}$  input is or was asserted (grounded) during the current SPI operation. '1' indicates the  $\overline{\text{CLR}}$  input is not currently asserted ( $V_{\text{DDIO}}$  level).

Table 11. SPI READ STATUS Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	В4	ВЗ	B2	B1	В0
1	1	1	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	X
	SPI_I	READ	_STA	TUS (	DPHA	\ = 0)			DOU	JT = V	VD_S	TAT (F	Repea	ted)			DOU	$T = \overline{C}$	LR_S	TAT (	Repe	ated)	
1	1	1	0	0	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х
	SPI_I	READ	_STA	TUS (	DPHA	\ = 1)			DOU	JT = V	VD_S	TAT (F	Repea	ted)			DOU	T = C	LR_S	TAT (	Repe	ated)	
		Co	omma	ınd By	/te					Da	ata Hi	gh By	te					D	ata Lo	ow By	te		

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### SPI READ DATA Command

The SPI\_READ\_DATA command (B[23:18] = 111010 for DPHA = 0, B[23:18] = 111011 for DPHA = 1) reads back the data requested using the SPI\_DATA\_REQUEST command through DOUT.

DIN[18] selects the DOUT phase (DPHA) to be used (see Figure 1 for details, and the SPI Timing Characteristics in the *Electrical Characteristics* for a complete listing of

readback speed capabilities based on the DPHA selection).

The SPI\_READ\_DATA command provides register and address data as defined by the SPI\_DATA\_REQUEST configuration SEL bits. SPI\_READ\_DATA also increments the channel address pointer if configured to do so by the SPI\_DATA\_REQUEST INC bit, the address readback is the address corresponding to the data returned.

Table 12. SPI\_READ\_DATA Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	B0
1	1	1	0	1	0	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х
SP	_REA	D_DA	TA (D	PHA	= 0, S	SEL =	00)			DOL	JT = C	DAC[1	1:4]			DOI	JT =	DAC[	3:0]	Al	DDRE	SS[3:	0]
SP	_REA	D_DA	TA (C	PHA	= 0, 8	SEL =	01)			DOU	T = C	ODE[	11:4]			DOU	IT = C	CODE	[3:0]	Al	DDRE	:SS[3	0]
SP	_REA	D_DA	TA (C	PHA	= 0, 8	SEL =	10)			OOUT	= RE	TURN	l[11:4]			DO	UT =	RET[	3:0]	Al	DDRE	:SS[3	0]
SP	_REA	D_DA	TA (C	PHA	= 0, 8	SEL =	11)			DOU	$\Gamma = W$	DOG[	15:8]				D	OUT =	= WD	OG[7:	1]		0
1	1	1	0	1	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X	Χ	Χ	Х	Χ	Χ	Χ	Х
SP	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	00)			DOL	JT = C	DAC[1	1:4]			DOI	JT = I	DAC[	3:0]	Al	DDRE	:SS[3	0]
SP	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	01)			DOU	T = C	ODE[	11:4]			DOU	IT = C	ODE	[3:0]	Al	DDRE	SS[3:	0]
SP	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	10)			OOUT	= RE	TURN	l[11:4]			DO	UT =	RET[	3:0]	Al	DDRE	SS[3:	0]
SP	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	11)			DOU	$\Gamma = W$	DOG[	15:8]				D	OUT =	= WD	OG[7:	1]		0
		Сс	omma	nd By	/te					Da	ata Hi	gh By	te					D	ata Lo	ow By	te		

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Applications Information**

### **Power-On Reset (POR)**

When power is applied to  $V_{DD}$  and  $V_{DDIO}$ , the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200 $\mu$ s, typ).

### Power Supplies and Bypassing Considerations

Bypass  $V_{DD}$  and  $V_{DDIO}$  with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND to the analog ground plane.

### **Layout Considerations**

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5723/MAX5724/MAX5725 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wire-wrapped boards and sockets. Use shielding to minimize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5723/MAX5724/MAX5725 package.

### **Definitions**

### **Integral Nonlinearity (INL)**

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL  $\leq$  1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL  $\geq$  1 LSB, the DAC output may still be monotonic.

#### Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

#### **Gain Error**

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

#### **Zero-Scale Error**

Zero-scale error is the difference between the DAC output voltage when set to code zero and ground. This includes offset and other die level nonidealities.

#### **Full-Scale Error**

Full-scale error is the difference between the DAC output voltage when set to full scale and the reference voltage. This includes offset, gain error, and other die level nonidealities.

#### **Settling Time**

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

#### **Digital Feedthrough**

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.


### Digital-to-Analog Glitch Impulse

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse. Although all bits change, larger steps may lead to larger glitch energy.

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.


## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


**Detailed Functional Diagram** 



## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

**Typical Operating Circuits** 





## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	RESOLUTION (BIT)
MAX5723AUP+*	-40°C to +125°C	20 TSSOP	8
MAX5724AUP+*	-40°C to +125°C	20 TSSOP	10
MAX5725AAUP+	-40°C to +125°C	20 TSSOP	12
MAX5725AWP+T	-40°C to +125°C	20 WLP	12
MAX5725BAUP+*	-40°C to +125°C	20 TSSOP	12

**Note:** All devices are specified over the -40°C to +125°C temperature range.

### **Chip Information**

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TSSOP	U20+1	<u>21-0066</u>	<u>90-0116</u>
20 WLP	W202C2+1	21-0059	Refer to Application Note 1891

PROCESS: BiCMOS

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

<sup>\*</sup>Future product—Contact factory for availability.

T = Tape and reel.

## Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/12	Initial release	_
1	11/12	Revised the Ordering Information, Electrical Characteristics, Typical Operating Characteristics, Pin Configuration, Pin Description, Figure 1, and the DAC Outputs (OUT_), CODEn_LOADn Command, and Offset Error sections.	3, 5, 8, 10–13, 15–18, 23, 31, 34



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface